Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
SystemRDL/PeakRDL-regblock
latest