Navigation
Projects
Signed in as: AnonymousUser
Settings
Log out
Help
Support
Docs
Getting started
Status
Sign up
Log in
vtr-docs
EN
cad
eda
fpga
placement
routing
synthesis
verilog
vpr
vtr
Maintainers
Repository
https://github.com/verilog-to-routing/vtr-verilog-to-routing
Versions
1
Builds
7
Version
All versions
stable
latest
State
Any
Active
Build successful
Build failed
Type
Any
Normal
Pull/merge request
Version latest
/
#9671951
Started 4 years, 8 months ago
7dfe0985
latest
Version latest
Builds
For version latest
Branch
latest
Documentation
Active
Built
Version latest
/
#9671471
Started 4 years, 8 months ago
1597e9a8
latest
Version latest
Builds
For version latest
Branch
latest
Documentation
Active
Built
Version latest
/
#9667106
Started 4 years, 8 months ago
3f3b53f5
latest
Version latest
Builds
For version latest
Branch
latest
Documentation
Active
Built
Version latest
/
#9667105
Started 4 years, 8 months ago
3f3b53f5
latest
Version latest
Builds
For version latest
Branch
latest
Documentation
Active
Built
Version latest
/
#9667097
Started 4 years, 8 months ago
3f3b53f5
latest
Version latest
Builds
For version latest
Branch
latest
Documentation
Active
Built
Version stable
/
#9667045
Started 4 years, 8 months ago
69a8e95a
stable
Version stable
Builds
For version stable
Branch
stable
Documentation
Active
Built
Version latest
/
#9667044
Started 4 years, 8 months ago
3f3b53f5
latest
Version latest
Builds
For version latest
Branch
latest
Documentation
Active
Built