The Verilog-to-Routing (VTR) project. An open-source CAD system for FPGA Architecture and CAD research.
https://github.com/verilog-to-routing/vtr-verilog-to-routing.git
#2483